Abstract. This paper describes a novel system for real-time video texture analysis. The system utilizes hardware to extract 2 nd -order statistical features from video frames. These features are based on the Gray Level Co-occurrence Matrix (GLCM) and describe the textural content of the video frames. They can be used in a variety of video analysis and pattern
Introduction
Texture is an innate property of the natural objects, and it is widely used for video content description. The utility of texture feature extraction from video extends to a wide range of advanced modern applications, including segmentation of objects in image sequences [1, 2] , object recognition [3] , tracking of moving objects [4, 5] , video transcoding for video content adaptation [6] and adaptive intra refreshment schemes for improved error resilience in objectbased video coding [7] .
The Gray Level Cooccurrence Matrix (GLCM) features [8] describe the textural image content by encoding the second order statistical properties of texture. These properties are mostly related to the human perception and discrimination of textures [9] . The GLCM features have been successfully utilized in a number of applications including medical [10] , remote sensing [11] and industrial visual inspection applications [12, 13] .
A major drawback of the GLCM feature extraction method is its high computational complexity, which is prohibiting for real-time video texture analysis in software. A system capable of performing video texture analysis in real-time would be useful for a variety of applications including temporal analysis of video frame sequences [14] , and analysis of medical video streams, such as endoscopic [10] or ultrasound screening [15] . In such cases, the software implementations are usually incapable of achieving real-time performance when full resolution video streams are used rather than downscaled videos. To overcome the limitations imposed by the software, we considered the utilization of dedicated hardware based on Field Programmable Gate Arrays (FPGAs). FPGAs are low cost and high density gate arrays capable of performing many complex computations in parallel while hosted by conventional computer hardware. They have been the choice for the implementation of computationally intense feature extraction tasks, including fingerprint feature extraction [16] , facial feature extraction [17] , the computation of Zernike moments [18] , etc.
An FPGA-based system for the computation of two GLCM features has been proposed by Heikkinen and Vuorimaa [19] . This system approximates only two simple features, namely mean and contrast, without actually computing the GLCMs. Tahir et al. [20] has presented another architecture that calculates the GLCM of multispectral images. The calculation of the GLCM is performed by one FPGA core whereas the computation of the GLCM features is performed by a second core that is subsequently programmed onto the FPGA. However, the use of this second core results in a time overhead for reprogramming the FPGA, affecting the overall feature extraction performance.
A similar system was proposed by our research group [21] . This system calculates both the GLCMs and features in hardware, but relies on software for a significant part of the computations. It performs well when the input image is divided into overlapping blocks, but in the case of non-overlapping blocks, it is inefficient as several of the units are unused for extended periods of time. Another FPGA-based system for GLCM calculation has been proposed by our research group [22] , which provides more efficient calculation of GLCMs, however it does not calculate any GLCM features in hardware. Furthermore, the transfer of GLCMs over the PCI bus incurs a significant performance overhead, which can be prohibiting for real-time video texture analysis. The system presented in [23] was capable of GLCM features calculation in hardware, but employed data redundancy in order to achieve high processing throughput. However, the redundancy led to high memory capacity requirements and redundant transfers of data over the PCI bus.
In this paper we propose a novel FPGA-based system for real-time extraction of GLCM texture features from video frames. The motivation for the development of this system was to cover the need for real time extraction of texture features from uncompressed video streams, such as the input of the Colorectal Lesion Detection (CoLD) software [24] . The proposed system is capable of calculating a total of 64 GLCM features in parallel, namely angular second moment, correlation, inverse difference moment and entropy, at four different directions in a video frame, for four video frame blocks. It is implemented on a single FPGA core that performs the calculation of both the GLCMs and the features, exploiting the symmetry and sparseness of the GLCM and using integer and fixed point arithmetic. The proposed system also incorporates an algorithm for efficient approximation of the logarithm in the entropy feature, and an effective buffering scheme, which only occupies a small fraction on the FPGA area and reduces the external memory requirements, while retaining a high processing throughput.
The rest of this paper is organized in five sections. The methodology used for the extraction of the GLCM texture features is described in Section 2. The architecture of the proposed system presented in Section 3 is followed by a complexity analysis in Section 4.
The results obtained from the experimental evaluation on standard video clips are apposed in Section 5. Finally, Section 6 summarizes the conclusions derived from this study.
Texture Features Extraction
GLCMs encode the gray level spatial dependence based on the estimation of the 2 nd order joint-conditional probability density function, which is computed by counting all pairs of pixels of a video frame block at distance d having gray levels i and j at a given direction θ.
The cooccurrence matrix can be regarded symmetric if the distribution between opposite directions is ignored, so the angular displacement is usually included in the range of the values {0, 45, 90, 135} [25] . Among the 14 statistical GLCM features, originally proposed by Haralick et al [12] , we consider four (Eqs. 1 to 4), namely, angular second moment (f 1 ), correlation (f 2 ), inverse difference moment (f 3 ) and entropy (f 4 ). These four selected features are widely used in the literature because they provide high discrimination accuracy, which can be only marginally increased by adding more features in the feature vector [12, 26] .
where p ij is the ijth entry of the normalized cooccurrence matrix, N g is the number of graylevels of the video frame, μ x , μ y , σ x , and σ y are the means and standard deviations of the marginal probabilities P x (i) and P y (j) obtained by summing up the rows or the columns of matrix p ij respectively.
The calculation of the Eqs. 1-4 requires floating point operations that would result in high FPGA area utilization and low operating frequencies. To implement the calculation of the features efficiently in hardware, we have reformulated the equations by extracting five expressions V 1 to V 5 as follows: (16) In the above equations, the operations needed to calculate V 1 to V 5 (Eqs. 9-13) are performed using integer or fixed point arithmetic. These values are computed in hardware and subsequently used for the calculation of the four features f 1 to f 4 in software, requiring only 16 floating-point operations that incur a negligible time overhead. In contrast to this approach, the implementation of a floating-point unit capable of performing the division operation on FPGA would significantly diminish the performance of the system, by reducing the achieved frequency and throughput of the hardware architecture.
The parameter r (Eqs. 14 and 15) represents the number of pixel pairs of a block, for a specific direction and distance. IDMLUT [|i-j|] is an N g ×32-bit lookup table, which contains a 32-bit fixed point representation of the function 1/(1+(i-j) 2 ), 0 ≤ |i-j| < N g . The calculation of the logarithm log 2 c ij is implemented using a fast approximation method in hardware. The implementation returns a 32-bit fixed point value log 2 c ij for each integer c ij .
System Description
The proposed system is based on a Xilinx XCV2000E-6 FPGA, programmed in VHDL [27] . The FPGA features 19,200 slices, includes 160 256×16-bit Block RAMs and can support up to 600kbit of distributed RAM. It is packaged in a 560-pin ball grid array (BGA560) that provides 404 user I/O pins. It is hosted by the Celoxica RC-1000 board that includes four 2MB static RAM banks [28] . These RAM banks can be accessed by the FPGA or the host computer independently, whereas simultaneous access is prohibited. This is ensured by the board's arbitration circuit which assigns the ownership of each bank to either the host or the FPGA using isolator circuits. The FPGA and the host processor can communicate through the board in two ways: by bulk PCI transfers from/to the memory banks, and by control and status byte transfers. Bulk transfers are commonly used for large data transfers, but can only be initiated by the host. Control and status byte transfers are mostly used for synchronization and can be initiated by either the FPGA or the host.
The architecture of the implemented hardware is illustrated in Fig. 1 
Control Unit
The control unit coordinates the FPGA functions by generating synchronization signals that coordinate the memory controllers, the circular buffers unit, the GLCM calculation units (GCUs) and the vector calculation units (VCUs). It also handles the communication with the host, by exchanging control and status bytes and by requesting or giving up the ownership of the memory banks.
Memory Controllers
Three memory controllers handle the transactions between the FPGA and the asynchronous memory banks. Each controller is assigned to a specific memory bank, providing a 32-bits synchronous interface through which the data can be accessed for read/write operations.
Circular Buffers Unit
The pixels of each input block are read from memory bank 0 sequentially. During the calculation of the four GLCMs, each pixel in the block is visited five times: First, the pixel is regarded to be the center of a 33-pixel neighborhood, and after a number of sequential reads the same pixel becomes non-central in four other 33-pixel neighborhoods at 0, 45, 90 and 135 directions from the central pixel of each neighborhood. It is noted that the dimension of the neighborhood is 33 because the distance between the neighboring pixels for the calculation of the GLCM is d=1. Moreover, only four out of the eight possible neighborhoods are taken into account due to the symmetry of the GLCM. In order to avoid multiple reads of the same pixels, a circular buffers unit has been implemented, reducing the external bandwidth requirements of the proposed architecture. The circular buffer outputs five pixels, namely the central pixel of the 33 neighborhood (black background) and its four neighboring pixels for the four directions (gray background).
These five pixels are forwarded to the GCUs. As shown in Therefore, the implementation of this unit enables a fivefold increase of throughput and a consequent fivefold reduction of input bandwidth requirements. Four pixe l pa irs Output:
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GLCM Calculation Units
A GLCM calculation unit (GCU) is used for the calculation of the GLCM of a single block for a particular direction. It consists of an n-way set associative array [29] with a capacity of N c cells and the auxiliary circuitry needed for the calculation of the GLCM. Set associative arrays can be used for efficient storage and retrieval of sparse matrices because each of their elements can be accessed or updated in four clock cycles while pipelining ensures a throughput of one operation per cycle. Other methods for calculating and storing the GLCM include the utilization of the available BlockRAMs or the implementation of standard sparse structures that store indices and values. The former does not exploit the sparseness of the GLCM, as all its elements need to be stored, while the latter cannot ensure a high throughput, as the cycles needed to traverse the indices is proportional to the length of the array. In contrast to the aforementioned methods, the set associative array was chosen, as it is a flexible alternative that can provide efficient utilization of FPGA resources, high throughput per clock cycle and high frequency potential.
An n-way set associative array consists of n independent tag arrays (tag 0 -tag n-1 ) as illustrated in Fig. 3 . Each tag array consists of N c /n cells. The set associative array uniquely maps an input pair of 6-bit gray-level intensities (i, j) to an address of the N c -cell data array, which is implemented using FPGA Block RAMs. A Block RAM has the capacity to store 256 GLCM elements, therefore N c is set to multiples of 256. The data array cells contain the number of occurrences of the respective (i, j) pairs, using a 16-bit integer representation. Each of the (i, j) pairs is represented by a single 12-bit integer, which results from merging i and j.
This integer is split into two parts: the set(i, j) part, which consists of its log 2 (N c /n) least significant bits and the tag(i, j) part, which consists of its 12-log 2 (N c /n) most significant bits.
The procedure of incrementing a data array cell that corresponds to an input pair (i, j) is implemented in four pipeline stages:
1) All valid tag array cells located in the set(i, j) row are retrieved and stored to temporary registers. The validity of each tag is confirmed using one valid bit per tag.
2) The temporary registers' values are compared to tag(i, j). 3) The contents of both the offset register and set(i, j) form an address a. The data array element in address a is read and stored in a temporary register.
4) The value of the temporary register is increased by one and it is written back to the address a of the data array.
After all input pairs are read and processed, the data array will contain the GLCM of a video frame block for a particular direction. The GLCM calculation unit gives triplets (i, j, c ij ) as output, which is forwarded to a vector calculation unit. 
Logarithm Calculation Unit
Several methods have been proposed in the literature for the implementation of the log-operation, including Look-Up- Table ( LUT) [30] , CORDIC-based [31, 32] and power series implementations [33] . The use of a LUT for 32-bit representation of the logarithm for all 16-bit integers would require a 65536-element array with a total size of 65536  32-bit = 256kB. The implementation of such an array on FPGA would not be feasible since its size exceeds the available resources. CORDIC-based and power series implementations require several computation steps and need long pipelines and many computational units, in order to be implemented in hardware.
In the proposed system we have implemented an efficient method for the approximation of the base-2 logarithm of 16-bit integers. It is based on the linear approximation method originally proposed by Mitchell [34] but includes an additional error-correcting step, in which the logarithm is approximated by two linear segments. A VLSI implementation of an errorcorrecting circuit for the logarithm approximation using Mitchell's method has been proposed in [35] . This implementation is optimized for low power consumption and combinatorial operation, and it does not minimize the approximation error. The implementation we propose optimizes the logarithm computation for minimum approximation error. Furthermore, the proposed implementation achieves high frequency by using three pipeline stages; still it requires limited hardware resources. Other approaches to logarithm approximation based on
Mitchell's method [36, 37] employ more linear segments, but would require more slices and reach lower frequency when implemented on FPGA.
It involves three steps:
1) The integer part of the logarithm,
is determined by the position of the Most Significant Bit (MSB) of the input integer x 0 , where
2) The fractional part, l f = log 2 (x 0 )-l i is estimated using the linear approximation of (18) The above expression for the computation of l f can be easily extracted from the binary representation of x 0 , as it is equal to x 0 without its most significant bit, shifted right by n bits.
3) The approximation accuracy achieved can be further increased by a transformation (19) where the parameter a is experimentally determined. For different values of a the error E between the actual values of the logarithm log 2 (x) and its approximation (l i + l f ') was estimated by Eq. 20, as illustrated in Fig. 5 . (20) Although the minimum error was achieved for a = 0.22 (E = 0.07%), we selected a = 0.25 (E = 0.08%) because it can be easily implemented in hardware using shift and add operations and leads to a comparable error E. In order to further reduce the approximation error, the first 16 values of log 2 (x) are stored in a 16×32-bit lookup table. 
Complexity Analysis
The parallel computation of sixteen vectors V from four input video frame blocks of W×W dimensions (one vector for each angle and block) requires 6 steps. The number of cycles needed for each of the steps is shown in Table I .
TABLE I COMPLEXITY ANALYSIS
Step Cycles Task The total number of cycles needed for the computation of the feature vectors for four video frame blocks in parallel is 4N c +N c /n+W 2 +W+363.
Results
The performance of the proposed system was experimentally evaluated using standard test video clips, six of which are shown in Fig. 6 . The videos are encoded in both CIF and QCIF formats. The host processor used was a 1GHz Athlon, which was state of the art at the time XCV2000E-6 was introduced. The results are organized in two parts; in the first part, we present the system performance measurements for several hardware simulations and in the second part, we present the system performance measurements for two hardware implementations, compared to the software implementation running on two different processors, the Athlon 1GHz and the Athlon XP 2800+. 
B. Implementation
The simulation results led us to implement and evaluate two alternatives of the proposed system, using (N c , n) = (256, 8) and (N c , n) = (512, 16) respectively. As shown in the complexity analysis (Table I) The implementation results per configuration, including the FPGA area coverage, the maximum frequency and the required BlockRAMs are presented in Table II . The performance of the respective configurations in frames per second (fps) is presented in Table III . These tables also include the synthesis results for the XC2V4000-4 FPGA, demonstrating the performance increase achieved by using a next generation FPGA that provides multipliers, higher frequency potential and larger BlockRAMs. The software performance was measured on two workstations based on a 1GHz
Athlon and on an Athlon XP 2800+ processor. The results illustrate that the proposed FPGA-based system outperforms general-purpose 
Comparison to state of the art architectures
Compared to the state of the art architectures presented in [19] [20] [21] [22] [23] , the proposed architecture presents several significant advantages. The architecture proposed by Heikkinen et al. [19] calculates two simple GLCM features without actually computing the GLCMs.
This leads to a simpler design for the calculation of these two features, but the calculation of any other feature would involve substantial changes to the architecture, as the computation of the actual GLCM would be required.
The architecture presented by Tahir et al. [20] is implemented on a Celoxica RC-1000 board that includes a Xilinx XCV2000E-6 FPGA as well; however it uses a single FPGA core to calculate only the GLCMs and not the features In another architecture proposed by our research group [22] , the hardware only calculates the GLCMs, however the features are not calculated on the FPGA, leaving this task for the supporting software. The GLCMs are not generally calculated using sparse setassociative arrays. Sparse arrays are used only for small input blocks (W=16 and N g =32). The input blocks are read and processed at a rate of 20 pixels per clock cycle by replicating the input image blocks in the memory banks. The method that allows the maximization of input bandwidth in [22] is the preprocessing of the input image blocks, by replicating and packing the pixels in a way that allows keeping the calculation units busy at all times. This results in efficient utilization of the FPGA resources, but inefficient memory utilization, as the preprocessed input image blocks require four times more memory than the original image blocks. The main drawback of [22] as compared to the proposed system is the requirement of transferring large amounts of data through the PCI bus, such as the replicated pixels and the computed GLCMs.
The system proposed by our research group in [23] is a preliminary version of the proposed system, which handles the feature extraction in hardware. Thus, it gains a performance increase compared to [22] , which leads to real-time calculation of texture features. However, it does not employ a more efficient memory utilization scheme, such as the circular buffer, but it relies on data replication for the maximization of input bandwidth and processing throughput. However, such a redundancy due to data replication leads to high memory capacity requirements and redundant transfers of data over the PCI bus.
In contrast to the above state of the art architectures, the proposed architecture combines an efficient usage of the memory banks and the FPGA resources. A buffering scheme on the FPGA ensures a high processing throughput of 20 pixels per cycle, while the read rate from the memory banks is only 4 pixels per cycle and no data is replicated. By avoiding data replication, the memory capacity and memory bandwidth requirements are reduced by four times, while retaining high processing throughput. Taking into account the symmetry and the sparseness of the GLCM, a significant reduction in the required FPGA slices is achieved, enabling the implementation of both the GLCM and feature calculation in a single FPGA core and eliminating the overhead associated with transferring the GLCMs from/to the memory banks and reprogramming the FPGA. Furthermore, the exploitation of the sparseness of the GLCM using set-associative arrays allows the proposed system to achieve high performance for N g =64 instead of N g =32 used in architectures [20, 22] , even though the number of elements of the GLCM is quadrupled. The use of N g =64 in architectures
that use dense representations of the GLCM [20, 22] is infeasible on the particular FPGA as it would necessitate a quadruplication of the FPGA resource requirements. Additionally, the organization of the proposed architecture enables the exploitation of the full potential of the FPGA for parallel computations, by avoiding any idle states for the system units, in the case of non-overlapping blocks.
Conclusions
In this paper a novel system capable of performing real-time texture analysis of video frames was proposed. It is capable of calculating a total of 64 features comprising of four 16-dimensional GLCM feature vectors from four video frame blocks in parallel. The hardware is based on FPGA technology and it is capable of performing fast integer and fixed point operations, which include the computation of many GLCMs in parallel and the computation of GLCM features. An algorithm for the approximation of the logarithm, which is required for the computation of the entropy feature, has been included within the hardware architecture. A buffering scheme ensures a high processing throughput, while maintaining low memory bandwidth requirements. The software supports the hardware by managing the video frame transfers from/to the hardware and by performing only supplementary floating point operations.
The proposed system was tested on standard test video clips encoded in CIF and QCIF formats, and demonstrated real-time performance for video texture analysis. Its performance exceeds the PAL/NTSC frame rate requirements [38] , providing the potential of performing additional video frame processing tasks e.g. efficient discrete wavelet transform [39] . The evaluation procedure showed that the proposed system is capable of performing GLCM feature computations much faster than software running on modern workstations, thereby making it suitable for replacing software implementations in systems requiring real time extraction of GLCM features from video frames [24] . Furthermore, its fundamental units can be used in any other hardware application that requires similar components, for example the sparse matrix representation or the accurate and efficient logarithm estimation.
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